vhdl work "E:\ProjFPGA\ct-BASIC-LCD\source\lcd_timing.vhd"