vhdl work "E:\ProjFPGA\UNIC_3A\ports\source\SPI_in.vhd"