<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ports.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PORT_DDR.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PORT_DDR.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PORT_DDR.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PORT_DDR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PORT_DDR.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPI.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_in.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SPI_in.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_in.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPI_in.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPI_in.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_inout.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SPI_inout.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_inout.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPI_inout.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPI_inout.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPI_sri32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="main.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="main.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1308642432" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1308642432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321277540" xil_pn:in_ck="368453677224496540" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6102092035741507603" xil_pn:start_ts="1321277539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1308580211" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9217903126902982264" xil_pn:start_ts="1308580211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1308580211" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1308580211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1308580211" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2593142978089793003" xil_pn:start_ts="1308580211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1308580211" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303118697548" xil_pn:start_ts="1308580211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1308580211" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4521272258799961726" xil_pn:start_ts="1308580211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321277553" xil_pn:in_ck="-900009054123077659" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2278904586629497932" xil_pn:start_ts="1321277540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.jhd"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_vhdl.prj"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1321277553" xil_pn:in_ck="368453677224498716" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435927655" xil_pn:start_ts="1321277553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1321277561" xil_pn:in_ck="4369521804593686407" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2468730378196249457" xil_pn:start_ts="1321277553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main.bld"/>
      <outfile xil_pn:name="main.ngd"/>
      <outfile xil_pn:name="main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1321277568" xil_pn:in_ck="4369521804593686408" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7237482619569386477" xil_pn:start_ts="1321277561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main.pcf"/>
      <outfile xil_pn:name="main_map.map"/>
      <outfile xil_pn:name="main_map.mrp"/>
      <outfile xil_pn:name="main_map.ncd"/>
      <outfile xil_pn:name="main_map.ngm"/>
      <outfile xil_pn:name="main_map.xrpt"/>
      <outfile xil_pn:name="main_summary.xml"/>
      <outfile xil_pn:name="main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1321277584" xil_pn:in_ck="-4103206261591459167" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-7315222464170770773" xil_pn:start_ts="1321277568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main.ncd"/>
      <outfile xil_pn:name="main.pad"/>
      <outfile xil_pn:name="main.par"/>
      <outfile xil_pn:name="main.ptwx"/>
      <outfile xil_pn:name="main.unroutes"/>
      <outfile xil_pn:name="main.xpi"/>
      <outfile xil_pn:name="main_pad.csv"/>
      <outfile xil_pn:name="main_pad.txt"/>
      <outfile xil_pn:name="main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1321277596" xil_pn:in_ck="4774924121320" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1321277584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main.bgn"/>
      <outfile xil_pn:name="main.bit"/>
      <outfile xil_pn:name="main.drc"/>
      <outfile xil_pn:name="main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1321277584" xil_pn:in_ck="4369521804593686276" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1321277580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main.twr"/>
      <outfile xil_pn:name="main.twx"/>
    </transform>
  </transforms>

</generated_project>
